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Abstract. The next generation of Adaptive Optics (AO) systems on large telescopes will require immense compu-
tation performance and memory bandwidth, both of which are challenging with the technology available today. The
objective of this work is to create a future-proof adaptive optics platform on an FPGA architecture, which scales with
the number of subapertures, pixels per subaperture and external memory. We have created a scalable adaptive optics
platform with an off-the-shelf FPGA development board, which provides an AO reconstruction time only limited by
the external memory bandwidth. SPARC uses the same logic resources irrespective of the number of subapertures in
the AO system. This paper is aimed at embedded developers who are interested in the FPGA design and the accom-
panying hardware interfaces. The central theme of this paper is to show how scalability is incorporated at different
levels of the FPGA implementation. This work is a continuation of Part 1 of the paper which explains the concept,
objectives, control scheme and method of validation used for testing the platform.
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1 Introduction
Adaptive optics (AO) can correct for the aberrations in the optical wavefront due to turbulence in
the atmosphere, and can help ground-based telescopes make observations with an angular reso-
lution approaching that of a space-based telescope with a similar aperture size. Most of the next
generation of AO systems on large telescopes are planned with pupil plane wavefront sensors
(WFS) and actuator based deformable mirrors (DM). Matrix vector multiplication (MVM) is the
preferred method for computing the DM shape from the WFS pixel inputs. The number of floating
point operations (FLOPS) required for least square reconstructors and modal reconstructors scales
with n2, where n represents the degrees of freedom of the AO system.1 The number of FLOPs
can be brought down to n × log(n) for Fourier-based reconstructors with the disadvantages of a
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complex algorithm, special case requirements and a relatively higher error propagation.2 The first-
light laser guide star AO system on the Thirty Metre Telescope (TMT), called the Narrow Field
Infrared Adaptive Optics System (NFIRAOS), will be required to solve a 35000 × 7000 MVM
within 1 ms. This requires a memory bandwidth close to 800 GB/s and a computational power of
1.5 TeraFLOPS.3 The computational resources necessary for a large-scale AO system still remain
a non-trivial problem.
Early hardware designs4–6 incorporated FPGAs as possible candidates for implementing AO re-
construction on the NFIRAOS real-time controller (RTC). FPGAs and Graphical Processing Units
(GPUs) have been competing from their inception to cater to the high performance computation
market. GPUs excel in cost, floating-point processing and development costs while FPGAs are
known for their predictable timing latency, low power consumption and high-speed interfacing op-
tions.7, 8 A recent stagnation in compelling FPGA hardware, the high initial programming overhead
for FPGAs and the rapid evolution of GPU and Central Processing Unit (CPU) performance has
resulted in GPUs and CPUs dominating the choice of computing hardware for NFIRAOS3, 9, 10 and
E-ELT11, 12 AO over the years. The cost of hardware and development makes GPUs a compelling
hardware choice for AO. The most recent hardware benchmarking results point to CPUs and Intel
Xeon Phi coprocessors being preferred over GPUs.13, 14 The European Southern Telescope (ESO)
has also moved on from a combination of FPGAs and Digital Signal Processors (DSPs) for its AO
RTC15 to a heterogenous architecture involving CPUs and GPUs for mathematical processing and
FPGAs for the high-speed interfacing.16, 17 A similar scalable AO kernel involving an FPGA-based
Network Interface Card (NIC) for peer-to-peer communication, with GPUs performing the inten-
sive computational part, is explored in Perret et al.18 A more recent approach from ESO (called
Green Flash) aims to compare competing technologies of co-processors, GPUs and FPGAs for use
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as the computing platform for the AO system on the E-ELT.19
With the advent of serial memory like the Hybrid Memory Cube (HMC)20 and Intel’s acquisi-
tion of Altera, there has been a resurgence of interest in the use of FPGAs as hardware accelerators.
e.g. the Intel Stratix 10 is expected to have 5,000 dedicated floating point units, 1 TB/s of external
serial memory bandwidth and a 32-bit peak floating point throughput of 9.2 TeraFLOPS.21 This
performance is comparable to the Nvidia Titan X Pascal GPU, which is one of the most powerful
GPUs in the market today. Other recent innovations by Xilinx22, 23 also make FPGAs competitive
with GPUs and CPUs in terms of performance. In light of new developments, E-ELT is consider-
ing the use of FPGAs for its AO RTC.24 Rapid deployment of AO on a network of small telescopes
is also possible with an AO RTC implemented on an FPGA platform,25 as it helps in the reduction
of programming overheads by acting as a plug-and-play AO-on-a-chip.
We have developed an architecture which overcomes the primary weakness in FPGAs namely,
the special skills programming need, with the implementation of this platform. SPARC is de-
signed to form the basis to create a standard FPGA code framework for AO in the future. The
standard framework with the option of modular changes in the core algorithm reduces the pro-
gramming overhead. Compatibility across FPGA families is ensured by programming in the native
VHDL language, while resorting to hardware specific blocks only for a small fraction (25%) of the
FPGA resources. FPGA based hardware architectures for wavefront reconstruction have been at-
tempted,26, 27 but there have been few efforts to create a truly scalable platform,19, 28–30 that also
offers flexible interfaces for the input pixel stream from the WFS as well as output control stream
for the DM. Part 131 of this paper explains the primary objective of the work, the computational
hardware required for an AO system on a large telescope, architecture, methods of validation (in-
cluding the interface with a real AO system) and the results from the same. Part 131 is targeted
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at astronomers and the users who are interested in understanding the AO performance of SPARC.
Part 2 (this paper) describes in detail, the implementation of SPARC on an off-the-shelf FPGA
development board. This part is targeted at FPGA developers and electronics engineers.
Section 2 describes the assumptions that we made in designing the platform. Section 3 explains
the analysis of the minimum binary precision required for representing the reconstruction matrix
while keeping the computational errors within acceptable limits. Section 4 gives the complete
implementation map of the AO kernel. It includes the dataflow, necessary timing synchronizations
and the core reconstruction algorithm with the levels of scalability incorporated within the same.
Section 5 consists of the results pertaining to the AO reconstruction time and the logic resources
used by the FPGA. Section 6 explores future work and a possible roadmap for AO on FPGAs.
2 Assumptions
The assumptions have been derived from the objectives mentioned in Part 131 of this work. We
have assumed that the reconstruction matrix maps from a pupil plane wavefront sensor (WFS) to
an actuator based deformable mirror (DM), as is the case for the majority of AO systems deployed
around the world. A Shack-Hartmann Wavefront Sensor (SHWFS) model is used with a Centre of
Gravity (CoG) algorithm for slope computation. This CoG algorithm is modular and implemented
as a stand-alone function executed in a single clock cycle in the program, and can be changed to any
mathematical operation on a square array of pixels. This makes the algorithm adaptible with little
programming effort to say, a pyramid WFS where a similar mathematical operation is executed
for a square array of pixels (taken in a different format from the SHWFS). A strict implementation
of Fried geometry and a conventional MVM with an ideal reconstruction matrix is considered for
testing the platform.
4
As the reconstruction matrix is fed from an external source and generated from outside the
FPGA, other geometries can be easily implemented. As the conversion of phase outputs to DM
controller input is not resource-intensive and changes from controller to controller, it is assumed
to be done outside of the FPGA. The pixels are considered to be coming through a single channel
with the camera controller rearranging the pixels to be sent in the correct order. Again, this can be
easily adapted to cater to other streaming scenarios of pixel data.
3 Precision Analysis
To reduce the complexity of implementation and to avoid the usage of device specific floating-
point IP cores, we use fixed-point arithmetic for slope computation and AO reconstruction. The
number of bits with which each variable is represented decides the rounding-off error which prop-
agates through the computation process. This final error can become substantial considering the
large number of multiply-and-accumulate (MAC) operations in AO reconstruction.
We conducted an analysis of the precision in number of bits that would be required to represent
the reconstruction matrix without significant error in the phase outputs. As the other variables
(phase, slope etc.) do not need a large amount of memory, they are represented by 32 bits and
are stored in the internal memory of the FPGA. A Von-Karmann phase spectrum (modeled on
the one created by Sedmak32) was used as the input for modeling the atmospheric turbulence.
We modeled the error propagation due to AO reconstruction for different values of the primary
aperture diameter, number of subapertures and the Fried parameter. Fig.1 shows the plot of the
RMS residual error of the difference between the input and the reconstructed wavefront (WF),
against the number of bits used after the decimal point to represent the reconstruction matrix. A
phase screen of size 10 m with seeing conditions corresponding to a Fried parameter of 5 cm and
5
Fig 1 Comparison between the RMS error between the input and the reconstructed WF, and the number of bits used
after the decimal point to represent the reconstruction matrix.
10 cm (open and closed loop) are used for simulating an AO system having 64 × 64 subapertures
with 8× 8 pixels per subaperture.
The RMS WF error remains constant beyond 8 bits of precision. As errors in WF sampling
and slope computation could propagate rapidly through the reconstruction matrix for bit accuracies
lower than 8, each reconstruction matrix element was chosen to be stored as a 16-bit fixed point
value.
4 Implementation
The platform requires an FPGA chip for the functioning of the AO loop and a DDR-type mem-
ory for storing the reconstruction matrix. The interface with a WFS or DM varies widely with
the type of hardware used, hence we have created a flexible wrapper to accommodate different
interfaces. The implementation of the AO kernel is divided into three sub-sections. The arrows in
6
the Dataflow sub-section show the connectivity between the different functional blocks. The tim-
ing synchronization explains how the platform adapts to the two different timing scenarios which
arise as we scale up the size of the AO system. The third sub-section explains how the platform is
made scalable to enable the interfacing of DDR memories of varying clock frequencies and data
widths. It also explains the constraints imposed by the type of memory (which is used to store the
reconstruction matrix) and the logic resources in the FPGA.
4.1 Dataflow
Fig. 2 shows the broad division of the platform into three state machines and five clock regions,
each of which are shaded by a different colour. The clock regions only overlap at buffer regions,
where data is input to the buffer at one clock frequency and output at another clock frequency. The
three state machines directly map to the state machine implementation described in Part 131 of this
paper. The state machines are driven by different clock frequencies, according to the function and
external interface to which the state machine exchanges the data with.
4.1.1 Pixel clock (clk_pixel)
The Wavefront Processing Unit (WPU) state machine is responsible for simultaneously reading
in the pixels from the WFS and the pipelined computation of slopes. The pixels from the WFS
CCD are read into a temporary buffer, and the interface is isolated by the WPU. This is required
as the interfaces of the different WFS cameras vary widely and the external interface needs to be
isolated from the computational section of the WPU, both of which may work at different clock
frequencies. We could choose a clock frequency of 100 MHz for the pixel clock because it did
not drive any state machines or complex arithmetic. The number of slopes to be computed per
7
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clock cycle (of the slope clock) is set using a parameter named ‘iter’. The ‘WPU Buffer’ (shown in
Fig. 2) is created by the WPU to store the pixels in an arrangement which will facilitate the parallel
readout of the pixel values for slope computation (as explained in Section 4.1.2).
4.1.2 Slope clock (clk_slope)
The WPU state machine enters the ‘centroid computation’ mode after the pixels, corresponding to
a single row of subapertures, are transferred to the WPU buffer. The number of slopes computed
in a single clock cycle is dependent on the nature of the FPGA and can be changed through the
variable ‘iter’. The arrangement of the pixels in the WPU buffers allow for this capability. For
e.g. a sub-$100 Xilinx Spartan 6 will be able to compute 2-8 slopes/clock cycle while a Xilinx
Virtex-7 chip which costs more than $5000 will able to compute upto 64 slopes/clock cycle. Any
division operation (like the one in the CoG algorithm) consists of cascaded subtractions and is
difficult to be parallelized, leading to a maximum clock frequency of only 12.5 MHz for the slope
clock. The parallel computation of slopes for several subapertures (within a row) compensates for
the reduced clock frequency to a certain level. The time taken for slope computation is a fraction
of the WFS frame time and the time needed for AO reconstruction, and hence does not affect the
overall latency of the AO loop.
4.1.3 Reconstructor clock (clk_recon)
The core reconstructor state machine communicates with the WPU state machine to start pixel
acquisition when the reconstruction matrix is written into the DDR3 memory and all other subsys-
tems become ready. The core Reconstructor state machine enters the ‘slope transfer’ state when
the slopes corresponding to the first row of subapertures become ready. It instructs the DDR3 state
9
machine to start reading out the entries from the relevant section of the reconstruction matrix, to
be multiplied with the available slopes. The ‘MVM operation’ block accepts the temporary phase
values, the x-slopes and y-slopes of a particular subaperture, and the corresponding elements of the
reconstruction matrix to complete a single multiply-and-accumulate (MAC) operation. The new
phase values computed from the MAC operation are stored in the phase memory. The process is
continued till all the slopes are multiplied with the elements of the complete reconstruction matrix.
The number of multiplications in a single clock cycle is determined by the number of reconstruc-
tion matrix elements which are extracted from the DDR3 memory, and the number of Digital Signal
Processing (DSP) units available. DSP units are fast specialized MAC hardware present inside the
FPGA, and can perform the MAC operation more efficiently and faster compared to conventional
logic inside the FPGA. The MVM equation and the implementation of scalability from the DDR3
memory to the MVM operation is mentioned in Section 4.3. The reconstructor clock is set to a
clock frequency of 50 MHz considering the time required for a full MAC operation in the DSP.
4.1.4 Memory clock (clk_mem)
Two banks of DDR3 memory are used to store the two halves of the reconstruction matrix cor-
responding to the x-slopes and y-slopes respectively. Unlike internal Block RAM, there is an
unpredictable delay between data request and availability for DDR3 memory. The function of the
DDR3 state machine is to isolate the random delay between corresponding reconstruction matrix
elements coming from the two DDR3 memory banks, from the rest of the platform. The DDR3
state machine also ensures that it can interface different DDR3 memory hardware with different
bandwidths and data widths. E.g. The current Memory Interface Generator (MiG) provided by
Xilinx for DDR3 memory on the VC-709 board works at a clock frequency of 200 MHz with a
10
data width of 512 bits. The DDR3 state machine converts this data stream into a data width of
2048 bits at a clock frequency of 50 MHz to interface with the core reconstructor.
4.2 Timing synchronization
If we consider Fried geometry with n × n subapertures, the number of reconstruction matrix el-
ements which are required to be multiplied with a single slope is (n + 1)2. For a single row of
subapertures in a small AO system, the time elapsed for retrieving the reconstruction matrix ele-
ments is less than the combined time elapsed for reading out the pixels and computing the slopes
of the next row of subapertures. e.g. Fig 3a shows the timing diagram of AO reconstruction for
a single row of subapertures in a 12 × 12 subaperture system. The pixel readout for the nth row
of subapertures is shown in Fig 3a, with the slope computation and the MVM operation of the
(n− 1)th row of subapertures (after the pixels corresponding to the (n− 1)th row of subapertures
have been read by the FPGA). We are assuming 4× 4 pixels per subaperture with each pixel being
read out of a buffer every 10 ns. In the current example, eight slopes are generated at every clock
pulse of 80 ns. The time remaining for multiplying the slopes of the row of subapertures with
the corresponding reconstruction matrix elements is 1.84 µs. For that single row of subapertures,
the actual time taken for the readout of the elements from a 64-bit DDR3 RAM operating at 1600
MHz and the corresponding multiplication is only 160 ns. Hence, the entire AO reconstruction
gets completed almost immediately after the last row of subapertures is read in.
For a 50×50 subaperture system with the same number of pixels per subaperture, clock signals
and development board, AO reconstruction for a row of subapertures take 24-26 µs. In this case
(Fig 3b), the entire AO reconstruction will take longer than that is required for reading out all the
pixels from the WFS. The top module makes the platform scalable by adapting to the two scenarios
11
Fig 3 ‘iter slopes of (n− 1)th row’ refers to the first clock cycle of slope computation, after the acquisition of pixels
corresponding to a single row of subapertures. The number of slopes to be computed in a clock cycle (and hence the
time taken to compute the slopes) can be set by the user according to the performance of the FPGA used. When the
processing of ‘iter’ slopes gets completed, AO reconstruction can start for the available slopes while the ‘rest of the
slopes of (n− 1)th row’ are computed. The ‘time remaining for MVM’ time shown is the remaining time available to
complete AO reconstruction before the next row (nth) of subaperture pixels are ready to be processed.
to ensure the correct functioning of the AO reconstruction pipeline.
4.3 Scalability of the reconstruction algorithm
Fig. 4 provides a detailed schematic of the flow of data from the DDR3 memory to the MVM
operation and explains how scalability is implemented in the FPGA logic. The reconstruction
matrix is split into two parts to be multiplied with the x-slopes and the y-slopes. Bank A stores the
x-slope section and Bank B stores the y-slope section of the reconstruction matrix. The total size of
the matrix is (n+1)2×2n2. Although we have used DDR3 memory, the FPGA logic is compatible
with any DDR memory coupled with a compatible MiG provided by Xilinx. This would be useful
12
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for implementing a small AO system using cheaper FPGAs which are compatible with DDR and
DDR2 memory. We assume a generalized DDR clock frequency of ddr_clk. The Xilinx MiG
converts the DDR clock frequency of ddr_clk (1600 MHz in our case) to ddrclk
nCK
(200 MHz in our
case), while simultaneously increasing the data width by nCK times (8 in our case) to preserve
bandwidth. The frequency conversion is determined by Xilinx and can vary with the nature of
memory used and the FPGA. The role of the reconstructor FIFO is to output the reconstruction
matrix elements at the clock frequency of the core reconstruction algorithm. For the VC-709
board and a non-pipelined DSP architecture, we can perform the AO reconstruction at 50 MHz. If
the frequency at which the AO reconstruction is done is denoted by recon_clk,
recon_clk =
ddr_clk
nCK × nfifo
nfifo =
ddr_clk
nCK × recon_clk
where nfifo is a constant in the program which can be varied to configure the FIFO to work
seamlessly with any DDR IP core and with any FPGA. For the VC-709 development board, the
DDR3 IP core frequency (ddr_clk
nCK
) is 200 MHz, and the AO reconstruction happens at 50 MHz
(recon_clk), which requires nfifo to be set to 4.
The same dataflow ensures that the reconstruction matrix elements are continuously being read
out from the DDR memory even though the AO reconstruction works at a lower frequency. If
we assume that the reconstruction matrix elements (or data words) read out from the DDR RAM
every clock cycle is D.W., the number of DSPs instantiated is 2 × D.W × nCK × nfifo. For
our prototype on the VC-709 board, 256 parallel DSPs are used every clock cycle. At every clock
cycle, the core reconstructor instantiates D.W ×nCK×nfifo parallel instances of the following
14
operation (performed by the parallel array of DSP blocks shown in Fig. 4):
Phase(nrow, ncol) = [recon_mat(nrow, ncol)× x_slope(ncol)]
+ [recon_mat(nrow, ncol + n2)× y_slope(ncol)] + Phase(nrow, ncol − 1)
where recon_mat is the reconstruction matrix stored as a vector in DDR memory, x_slope is the
slope value of each subaperture in the x-direction, y_slope is the slope value of each subaperture
in the y-direction, nrow is the row number of the reconstruction matrix element and ncol is the
column number of the reconstruction matrix element. The operation continues till the value of ncol
reaches n2. The ‘Phase’ block is the corresponding intermediate phase value stored in the internal
Block RAM of the FPGA after every MAC operation, as part of the bigger MVM operation.
The performance of the platform is determined by the performance of the DDR memory
(ddr_clk and data width) and availability of logic in the FPGA (determined by the number of
DSPs which are available in the FPGA).
5 Results
As explained in Section 2, the system was validated through a hardware-in-the-loop (HIL) sim-
ulation over the Peripheral Connect Interface express (PCIe) interface. HIL simulation creates a
range of atmospheric turbulence characteristics for different telescope aperture sizes and the per-
formance of SPARC is tested for a range of subaperture sizes. This simulation measures the AO
reconstruction time and verifies the phase outputs generated by SPARC. The HIL simulation could
not provide a real-time simulation because of the large pixel processing time at the end of the host
PC. Hence, an interface was built between the FPGA platform to connect with the WFS and the
15
DM of the iRobo-AO system. The iRobo-AO system is closely modelled on Robo-AO,33 which
was built throufh a collaboration between the Inter-University Centre for Astronomy and Astro-
physics (IUCAA) and California Institute of Technology, USA. The iRobo-AO system is currently
residing as a laboratory platform at IUCAA awaiting on-sky installation. More details about the
HIL and iRobo-AO interface, along with results from the validation are provided in Part 131 of the
paper.
SPARC is designed to be scalable with respect to the following parameters:
1. Number of pixels and pixels per subaperture: The number of subapertures and pixels per
subaperture are variables at the top level of the FPGA code, and any change in the variables
will automatically cascade seamlessly to change the FPGA design (memory allocation, state
machine behavior, DSP usage, reconfigurable IPs etc.) without any need to change the main
program.
2. Memory bandwidth: As explained in Section 4.3, the external DDR memory is connected
to a reconfigurable FIFO in the FPGA, which can adapt seamlessly to connect to different
memory datawidths and frequencies.
3. Portability across FPGA families: The main program is developed using native VHDL (with
no external IPs), which makes SPARC adaptable with the FPGAs produced by most compa-
nies around the world. The non-portable part constitutes about 25%, which mainly involves
the communication through external interfaces (DDR, PCIe etc.).
The results related to the loop time and the logic resources used by the platform are presented
here. The results pertaining to AO time-series results are given in Part 131 of the paper. Even for
16
Fig 5 Comparison of total time for AO reconstruction per frame vs speed of an ideal RAM (for different subaperture
sizes)
the AO system with the largest number of subapertures (50× 50) that we tested the platform with,
the logic resources on the off-the-shelf inexpensive development board was not a constraint.
Fig. 5 shows the comparison between the actual time taken for AO reconstruction per frame at
different SHWFS subaperture sizes, with the time taken by an ideal DDR3 RAM (without delays
or latencies) on the development board. The time taken by an ideal DDR3 RAM is given by the
ratio of the size of the reconstruction matrix to the rated memory bandwidth. Although the state
machine and the memory interface introduces latencies and delays, the performance is limited by
the memory bandwidth. We have made the system scalable with the clock speed and datawidth
of the DDR memory to make the platform compatible with faster memory modules. On the VC-
709 development board, the complete AO reconstruction for a 50 × 50 subaperture frame (with
4 × 4 pixels per subaperture) takes 1.283 ms out of which about 1 ms is taken for fetching the
reconstruction matrix from the DDR3 memory. If the DDR3 memory is replaced with a DDR4
17
Fig 6 Logic and Block RAM utilization by the FPGA (for different subaperture sizes)
memory with a bandwidth of 2400 MHz and a data width of 72 bits (similar to what is provided on
the Bittware XUSP3S development board34), the closed loop time for the AO system will reduce
to around 950 - 1000 µs.
Fig. 6 shows that the logic resource usage and internal Block RAM utilization stays constant
for different values of subaperture sizes. The logic resource utilization is only dependent on the
number of slopes computed per clock cycle35 and the nature (speed and datawidth) of the DDR3
memory used. The configuration used for generating Fig. 5 and Fig. 6 computes 16 slopes per clock
cycle. The platform uses a little more than 30% of logic resources for the current configuration
and meets the timing requirements of the FPGA on the development board.
6 Discussion
The competition between GPUs and FPGAs in the different fields of High Performance Computing
platforms are intense, and the time lag between innovation to commercialization is quite small.
18
Any software implementation on highly parallel platforms should not only be backward compatible
but also be future proof and flexible to incorporate hardware which is yet to be envisioned. The
work towards a scalable platform, which is FPGA agnostic and at the same time be flexible to
incorporate future memory modules, was created with the vision to be flexible with regards to how
fast the technology moves in the field.
We believe that the advent of serial memory modules like the HMC and the High Bandwidth
Memory (HBM) will remove the memory bandwidth bottlenecks which limit the computational
requirements of current large AO systems. Both HMC and HBM are the result of a combination of
a three-dimensionally stacked memory with a high-speed serial interface (similar to multi-gigabit
optical transceivers). HMCs from Micron, which are commercially available from the beginning
of 2017, deliver a theoretical memory bandwidth of 160 GB/s per chip, which would be about 6-8
times the bandwidth of the fastest DDR-type memories available today. HMCs are also available
on FPGA development boards from at least three certified partners of both Xilinx and Altera.
HBMs are currently available on high performance GPUs,36 but are expected to be available on
the next generation of Xilinx Ultrascale+ FPGAs.37 Our future goal is to adapt this platform to a
combination of Xilinx Ultrascale+22, 23 FPGAs interfaced with a serial memory (when they become
mainstream), which can enable the effortless implementation of Extreme-AO requirements for
large telescopes. The attractiveness of the SPARC platform is that it can equally easily be used on
less powerful FPGAs and memory modules which are slower and has a lower memory bandwidth,
to cater to the needs of small telescopes.
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